

## Designs and Simulations of Millimetre Wave On-chip Single Turn Inductors for 0.13 µm RF CMOS Process Technology

Hao Wuang Leong<sup>1\*, 2</sup>, Kim Ho Yeap<sup>2</sup> and Yee Chyan Tan<sup>2</sup>

<sup>1</sup> Centre for VLSI Research, Universiti Tunku Abdul Rahman, Jalan Universiti, Bandar Barat, 31900 Kampar, Perak. Malaysia.

<sup>2</sup> Department of Electronic Engineering, Faculty of Engineering and Green Technology, Universiti Tunku Abdul Rahman, Jalan Universiti, Bandar Barat, 31900 Kampar, Perak. Malaysia

Received 11 Aug 2019; Revised 24 Dec 2019; Accepted 9 Jan 2020

#### ABSTRACT

The upcoming fifth generation (5G) network has ushered in mushrooming researches in integrated circuit designs and microelectromechanical systems (MEMS). Since the 5G technologies operate mainly in the millimetre wave (mm-wave) band, developing electronic components which are compatible with this range of frequencies are therefore necessary. This paper presents the design of four novel inductors, applied particularly in low noise amplifiers (LNAs) which operate at 60 GHz to overcome the limitations of the particular process design kit (PDK) in which the provided scalable inductors are characterised at a maximum frequency of 30 GHz. The design is based on Silterra's 0.13 µm radio frequency complementary metal oxide semiconductor (RF CMOS) process technology. The inductors use ultra-thick metal (UTM) with a copper thickness of 3.3 µm. A mixture of analytical and parametric analyses is utilised in designing the four spiral inductors which can be implemented into the process design kit (PDK) used by the aforementioned LNA. The inductances and Q-factors across 1 GHz to 150 GHz were plotted and analysed. The results show that the four designs exhibit very good performance at 60 GHz with minimal tolerances. This paper serves as a proof-of-concept for a methodology on custom inductor design and simulations with existing PDK limitations.

Keywords: Inductance, Low Noise Amplifiers, Q-factor, RF CMOS, S-parameters

### 1. INTRODUCTION

Wireless communication networks are advancing forward towards its fifth generation (5G). Since the 5G technologies operate essentially in the millimetre wave (mm-wave) band, which ranges approximately from 30 to 300 GHz, there is a frantic race in the electronic industry to develop components or devices which are compatible within this range of frequencies.

An inductor is a passive element in an electric circuit that stores energy in its magnetic field when current passes through the device [1]. A basic on-chip spiral inductor is made up of one or more metal windings placed on top of a bulk silicon substrate with a dielectric insulator (i.e. silicon dioxide) sandwiched in between [2]. The technological advancement in the realm of micro-electromechanical systems (MEMS) has made possible the fabrication of various novel types and shapes of on-chip inductors – some of which include the solenoidal inductors [3] and the out-of-plane inductors [4], to name a few. Moreover, in the effort to improve the Q factor of the inductor and as a protection against loss, patterned ground shield of various configurations and designs have been studied and implemented [5]–[8].

The performance of an inductor is assessed based on its inductance, quality factors or Q-factors (either at a specific frequency or a specific range of frequencies) as well as its dimensions. It is worthwhile noting that, selecting the appropriate process design kit or PDK when designing an inductor is of paramount importance as well. This is to ensure that the



specifications used for the inductor is compatible with the circuit environment where it is intended to be implemented.

Silterra's 0.13  $\mu$ m process design kits (PDKs), specifically CL130G (previously named C130G), has been widely used in the designs of radio frequency complementary metal oxide semiconductor (RF-CMOS) devices [8]–[17]. While the PDK (as of version April 2018) has built-in scalable spiral inductors toolkit which can estimate the intended inductance and Q-factors based on their dimensions and target frequency, it could not synthesise inductors of 110 pH and below beyond 30 GHz. Inductances at this range are particularly useful for low noise amplifiers (LNAs) which operate in mm-wave. In order to allow this PDK to be applicable in the design of mm-wave devices, it is therefore necessary to develop inductors with inductances within this range. This paper provides a detail illustration on the designs of four novel inductors with inductances below 110 pH. As can be seen in the subsequent sections, the inductors are shown to perform very well when incorporated with LNAs operating at 60 GHz.

#### 2. INDUCTORS IN A V-BAND LOW NOISE AMPLIFIER

One of the most popular methods in designing inductors which operate in the mm-wave band is by using transmission lines [1], [17]. However, a straight transmission line may be infeasible to be fitted into the floorplan of an integrated circuit (IC) chip. In order to overcome this limitation, IC designers have employed spiral lines to reduce the overall length of the inductor while retaining its effective inductance. The inductance of a spiral inductor is dictated by the number of turns of the spirals – the higher the number of turns, the higher is its inductance. As a result of this, the inductor may occupy a large overall area if a high inductance is required. For spiral inductors operating in the mm-wave band, particularly those within the V-band (40 GHz to 75 GHz), spiral lines with either single or half turn is often sufficient. Despite spiral inductors are found to be capable of exhibiting high inductances when they are to be incorporated into circuits that operate in the mm-wave frequencies which will reduce operating frequency, the designs are still possible to be implemented in such frequency range [1]. As can be observed in Figure 1, four inductors are needed for a 60 GHz cascode LNA designed using Silterra's 0.13 µm RF CMOS PDK [17]. The inductances of  $L_p$ ,  $L_s$ ,  $L_g$  and  $L_d$  are 68 pH, 75 pH, 84.7 pH and 104 pH respectively. This paper mainly focuses on the design and simulations of these four targeted inductors.





Figure 1. Schematic of a 60 GHz cascode LNA using gain boosting technique [17].

3. DESIGN

The process of designing the four targeted inductors involves two essential stages. In the first design stage, the sizes of the inductors are theoretically estimated via parametric analysis. The values obtained from the analysis are then iteratively refined and verified via simulation in the second stage. Since the Sonnet Suites<sup>M</sup> applies a modified Method of Moments analysis [18] when solving computationally for the electromagnetic fields, the solutions obtained from the tool agree exceptionally well with the measurement results [19]–[24]. Hence, the Sonnet Suites<sup>M</sup> have been used for the verification of the designs.

The relationship between the inductance and the radii of the spiral lines can be estimated based on (1) below [25]

$$L = \frac{\mu_0 n^2 d_{avg} c_1}{2} \left[ \ln\left(\frac{c_2}{\rho}\right) + c_3 \rho + c_4 \rho^2 \right]$$
(1)

where  $\mu_0$  is the permeability of free space, n the number of turns of the spiral inductor,  $d_{avg}$  the average diameter of the inductor and  $\rho$  is the fill ratio. For a circular spiral inductor, the coefficients of current sheet expressions  $c_1$ ,  $c_2$ ,  $c_3$  and  $c_4$  are 1, 2.46, 0 and 0.2 respectively [17]. The parameters  $d_{avg}$  and  $\rho$  are given as [25]

$$d_{\rm avg} = r_{\rm out} + r_{\rm in} \tag{2}$$

$$\rho = \frac{r_{\rm out} - r_{\rm in}}{r_{\rm out} + r_{\rm in}} \tag{3}$$

where  $r_{in}$  and  $r_{out}$  are respectively the inner and outer radii of the spiral lines. The inductors were metallised at ultra-thick metal (UTM) layer. According to Silterra's CL130G PDK, the copper thickness of the UTM is 3.3 µm and the width must be at least 2.5 µm. For ease of fabrication, a width of 5 µm has therefore been set for the spiral lines. This is to say that, the difference between  $r_{in}$  and  $r_{out}$  is 5 µm.

Since (1) is in transcendental form, the solution for the radii of the spiral line (i.e.  $r_{in}$  and  $r_{out}$  in  $\rho$ ) for a given inductance cannot be solved directly from the equation. To correlate the size of the spiral line and its inductance value, the inner radius of the line is arbitrarily varied at a step size of 0.5 µm. These parameters are then substituted into (1) to obtain their respective inductance values L. To validate the accuracy of (1), the spiral inductors with the same sizes as those used in (1) are subsequently simulated in the Sonnet Suites<sup>TM</sup>. Figure 2 depicts both the curves obtained via theoretical computation and simulation, at L ranges from 60 to 110 pH. Despite minor discrepancies observed, both curves are found to be in good agreement. The figure also shows that the inductance increases linearly with the inner radius of the inductors. The curves indicate that an inductor with a higher inductance value will require a larger size and vice versa.

A comparison between the parameters at the targeted inductance range (i.e. above 62 pH and below 109 pH) is illustrated in Table 1 and Figure 2. The percentage of error for inductance obtained from (1) has a maximum value of 4.291 %, further corroborating the high accuracy of the equation. Upon close inspection on Table 1, it is apparent that the inner radii of the targeted inductances, respectively 68 pH, 75 pH, 84.7 pH and 104 pH, fall within the ranges of 15  $\mu$ m to 15.5  $\mu$ m, 17  $\mu$ m to 17.5  $\mu$ m, 19  $\mu$ m to 19.5  $\mu$ m and 23.5  $\mu$ m to 24  $\mu$ m respectively. To obtain the final parameter of the targeted inductances, the sizes of the spiral lines are refined by carefully adjusting them within these ranges in the Sonnet Suites<sup>M</sup>.



Inner radius (µm)	Inductance (pH) computed using (1)	nce (pH) computed Inductance (pH) obtained from using (1) Sonnet at 60 GHz	
16	67.5416	70.57	4.291
16.5	69.9993	72.79	3.834
17	72.4736	74.64	2.902
17.5	74.9641	77.4	3.147
18	77.4705	77.88	0.526
18.5	79.9922	81.48	1.826
19	82.529	83.91	1.646
19.5	85.0805	85.61	0.619
20	87.6463	87.87	0.255
20.5	90.2262	89.86	0.408
21	92.8198	92.2	0.672
21.5	95.4268	94.38	1.109
22	98.047	95.74	2.41
22.5	100.68	100.4	0.279
23	103.326	101.3	2
23.5	105.984	102.9	2.997







## 4. RESULTS AND DISCUSSION

Note: Accepted manuscripts are articles that have been peer-reviewed and accepted for publication by the Editorial Board. These articles have not yet been copyedited and/or formatted in the journal house style.



Figures 3 and 4 respectively show the layouts and the three-dimensional (3D) views of the four inductors. The type, order, and thickness of the material used in each structure layer, i.e. from the substrate to the passivation layer, have been carefully adjusted in order to comply with Silterra's CL130G PDK. The final parameters of the inductors are summarised in Table 2.

A close view of the inductance curves when they are operating within  $\pm$  0.2 pH of their targeted values is depicted in Figure 5. The figure reveals that  $L_p$  (68 pH),  $L_s$  (75 pH),  $L_g$  (84.7 pH) and  $L_d$  (104 pH) have operating bandwidths of 9.5 GHz, 8.5 GHz, 4 GHz and 1.5 GHz respectively. The results infer that the bandwidth of the inductors decreases as the inductance value increases.

Figure 6 shows the simulation results for the four inductors. As can be clearly seen from the figure, the inductances decrease until about 40 GHz before they start to increase exponentially. The Q-factors, on the other hand, generally increase beyond 100 GHz before they start to decrease. It can also be observed from Figure 6 and Table 2 that the designs for the four inductors perform very well at the vicinity of 60 GHz – their inductance values fall closely to their targeted values; while their Q-factors are all above 20.













**Figure 3.** 2D layout of (a) 68 pH, (b) 75 pH, (c) 84.7 pH and (d) 104 pH inductors along with their respective dimensions. Note that the inner radii are half of the horizontal diameters of the respective inductors.



**Figure 4.** 3D layout of (a) 68 pH, (b) 75 pH, (c) 84.7 pH and (d) 104 pH inductors with complete process layer from Silterra.





**Figure 5.** Simulated inductances and Q-factors of (a)  $L_p$  (68 pH), (b)  $L_s$  (75 pH), (c)  $L_g$  (84.7 pH) and (d)  $L_d$  (104 pH) inductors at their respective operating frequencies.





Figure 6. Simulated inductances of the four spiral inductor designs and their respective Q-factors from 1 GHz to 150 GHz.

Inductor	Target Inductance (pH)	Inner Radius (µm)	Simulated Inductance at 60 GHz (pH)	Simulated Q-factor at 60 GHz
$L_p$	68	15.39	67.97	21.6
L <sub>s</sub>	75	17.03	74.95	21.69
$L_g$	84.7	19.295	84.87	23.39
$L_d$	104	23.74	103.8	22.87

Table 2 Parameters of inductors after simulations

## 5. CONCLUSION

The structures of four spiral inductors intended to be applied in a 60 GHz CMOS LNA were designed and synthesised. The results show that the targeted inductances exhibit a minimum operating bandwidth of 1.5 GHz with Q-factors more than 20. The design structures also show that single-turn spiral inductors could be employed to realise inductances below 110 pH. The designs abide by Silterra's CL130G foundry-specific data and script files. It therefore could be incorporated into the PDK.

### **ACKNOWLEDGEMENTS**

The writers would like to thank the staffs in Silterra modelling team for disclosing the classified technical details of the process layer. The information provided by the team members is very valuable in improving the accuracy of the simulations.



### REFERENCES

- [1] M. Božanić and S. Sinha, *Millimeter- Wave Low Noise Amplifiers*. Springer, 2018.
- [2] A. Scuderi, E. Ragonese, T. Biondi, and G. Palmisano, *Integrated Inductors and Transformers*. 2010.
- [3] C. L. Chua, D. K. Fork, K. Van Schuylenbergh, and J. P. Lu, "Out-of-plane high-Q inductors on low-resistance silicon," *J. Microelectromechanical Syst.*, vol. 12, no. 6, pp. 989–995, 2003.
- [4] N. C. Schirmer, J. Hesselbarth, S. Ströhle, B. R. Burg, M. K. Tiwari, and D. Poulikakos, "Millimeter-wave on-chip solenoid inductor by on-demand three-dimensional printing of colloidal nanoparticles," *Appl. Phys. Lett.*, vol. 97, no. 24, pp. 2–5, 2010.
- [5] C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for sibased RF IC's," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 118–126, 1998.
- [6] A. Sahu, B. Grayczyk, M. Almalkawi, V. Devabhaktuni, and P. Aaen, "High-Q spiral inductors with multilayered split-ring resonator (SRR) patterned ground shields," in *IEEE Antennas and Propagation Society, AP-S International Symposium (Digest)*, 2014, pp. 346–347.
- [7] J. Luo, J. He, H. Wang, S. Chang, Q. Huang, and X. P. Yu, "A 28 GHz LNA using defected ground structure for 5G application," *Microw. Opt. Technol. Lett.*, vol. 60, no. 5, pp. 1067– 1072, 2018.
- [8] N. S. Yusof *et al.*, "Electronic controlled CMOS inductor with patterned metal ground shields for fine inductance tuning application," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 14, no. 2, pp. 937–948, 2019.
- [9] M. S. Amran, Q. L. S. Imm, and A. V. Kordesch, "Design of a 130nm CMOS differential crosscoupled 5 GHz LC oscillator," in *2005 Asia-Pacific Conference on Applied Electromagnetics, APACE 2005 - Proceedings*, 2005, vol. 2005, pp. 242–244.
- [10] M. H. M. Ali, C. L. Ler, S. C. Rustagi, Y. M. Yusof, N. D. Arora, and B. Y. Majlis, "The impact of electromagnetic coupling of guard ring metal lines on the performance of on-chip spiral inductor in silicon CMOS," *Proc. 2nd Asia Symp. Qual. Electron. Des. ASQED 2010*, no. 1, pp. 285–288, 2010.
- [11] S. A. Z. Murad, M. F. Ahamd, M. M. Shahimin, R. C. Ismail, K. L. Cheng, and R. Sapawi, "High efficiency CMOS Class e power amplifier using 0. 13 μm technology," *IEEE Symp. Wirel. Technol. Appl. ISWTA*, pp. 85–88, 2012.
- [12] M. H. Hamzah, A. B. Jambek, and U. Hashim, "Design and analysis of a two-stage CMOS opamp using Silterra's 0.13 μm technology," *ISCAIE 2014 - 2014 IEEE Symp. Comput. Appl. Ind. Electron.*, pp. 55–59, 2015.
- [13] A. Azizan, S. A. Z. Murad, M. M. Ramli, and R. C. Ismail, "Design of a 2.4 GHz CMOS LNA using two-stage forward body bias technique for WSN application," 2015 IEEE Student Conf. Res. Dev. SCOReD 2015, pp. 415–417, 2015.
- [14] S. Rasidah, M. H. S. Maisurah, E. F. Nazif, K. Norhapizin, and A. I. A. Rahim, "The design of ground shield spiral inductor using 0.13 μm CMOS technology for millimeter-wave radio over fiber applications," *RSM 2015 - 2015 IEEE Regional Symposium on Micro and Nano Electronics, Proceedings.* 2015.
- [15] F. Eshghabadi, F. Banitorfian, N. Mohd Noh, M. T. Mustaffa, and A. Abd Manaf, "Postprocess die-level electromagnetic field analysis on microwave CMOS low-noise amplifier for first-pass silicon fabrication success," *Integr. VLSI J.*, vol. 52, pp. 217–227, 2016.
- [16] M. M. Harsoori and T. Z. A. Zulkifli, "60 GHz microstrip filter in 0.13μm RF CMOS technology," Proc. - 14th IEEE Student Conf. Res. Dev. Adv. Technol. Humanit. SCOReD 2016, 2017.
- [17] M. M. Harsoori, T. Z. A. Zulkifli, U. Abbas, and S. Sattar, "A gain boosting single stage cascode LNA for millimeter-wave applications," *Asia Pacific Conf. Postgrad. Res. Microelectron. Electron.*, vol. 2017-Octob, pp. 109–112, 2018.



- [18] Sonnet Software Inc., "Sonnet® User's Guide." Sonnet Software Inc., Syracuse, NY, USA, 2018.
- [19] A. F. Horn, P. A. Lafrance, C. J. Caisse, J. P. Coonrod, and B. B. Fitts, "Effect of conductor profile structure on propagation in transmission lines," *Designcon*, 2016.
- [20] Y. E. Ozmen and T. Imeci, "Spiral patch antenna at 12 GHz," 2017 Int. Appl. Comput. Electromagn. Soc. Symp. - Italy, ACES 2017, pp. 12–13, 2017.
- [21] G. Djengomemgoto, R. Altunok, C. Karabacak, S. T. Imeci, and T. Durak, "Dual-band gemini-shaped microstrip patch antenna for C-band and X-band applications," *2017 Int. Appl. Comput. Electromagn. Soc. Symp. Italy, ACES 2017*, pp. 5–6, 2017.
- [22] A. Elakaş, G. A. Imrak, M. Şencan, S. T. Imeci, and T. Durak, "Microstrip patch antenna with triangular slits," *2018 Int. Appl. Comput. Electromagn. Soc. Symp. Denver, ACES-Denver 2018*, pp. 12–13, 2018.
- [23] M. E. Koca, T. Durak, and S. T. Imeci, "Roof shaped rectangular slotted patch antenna at 18.3 GHz," 2018 Int. Appl. Comput. Electromagn. Soc. Symp. Denver, ACES-Denver 2018, pp. 1–2, 2018.
- [24] E. Thae Aye and N. Chaw Myat, "Rectangular Microstrip Patch Antenna Array for RFID Application Using 2.45 GHz Frequency Range," *Int. J. Sci. Res. Publ.*, vol. 4, no. 6, pp. 1–7, 2014.
- [25] S. S. Mohan, M. D. M. Hershenson, S. P. Boyd, and T. H. Lee, "Simple accurate expressions for planar spiral inductances," *IEEE J. Solid-State Circuits*, vol. 34, no. 10, pp. 1419–1420, 1999.