

# Taguchi method for p-MOS threshold voltage optimization with a gate length of 22nm

Izwanizam Yahaya<sup>1</sup>, A. H. Afifah Maheran <sup>1\*</sup>, F. Salehuddin<sup>1</sup> and K. E. Kaharudin<sup>1</sup>

<sup>1</sup>Micro & Nano Electronics Research Group (MiNE), Faculty of Electronic and Computer Engineering, Universiti Teknikal Malaysia Melaka (UTeM), Malaysia

#### ABSTRACT

This paper describes the virtual design of 22nm gate length p-type metal oxide semiconductor, PMOS. Silvaco, TCAD tools was used to fabricate the device design and to characterize the device's electrically properties. Fixed field scaling rules are applied to obtain transistor's electrical parameters set by ITRS 2013. In order to take the challenges that arise in the fabrication of nano-sized transistors and enhance their performance, advanced and novel technologies are applied. Using the statistical modelling of L9 Taguchi methodology, the development process is primarily focused on the tool's edge voltage. There are four parameters that have been divided into three distinct steps in order to conduct nine different experiments. The final confirmation result indicates that VTH is closer to the nominal value -0.206V following optimization techniques. This matches under the ITRS 2013 requirements for high performance. This paper examines the design of a p-MOS double gate containing a layer of graphene as it is known to have a high mobility value.

Keywords: Taguchi, statistical, graphene, optimization, p-type

#### 1. INTRODUCTION

The goal of this study is to virtually design an p-MOS device by optimizing the threshold voltage  $(V_{TH})$  by applying the Taguchi L9 Orthogonal Array approach in order to discover the optimal combination of process parameters, with the contribution of nominal the best (NTB) of signal to noise ratio (SNR) analysis. The V<sub>TH</sub> results will be assessed accordingly to the ITRS (International Technology Roadmap for Semiconductors) 2013 specification. Table 1 shows the scaling of the IC technology. It is a compilation of some history and some ITRS technology projection. High-performance (HP) stands for high-performance computer processor technology. LSTP stands for the technology for low standby-power products such as mobile phones. The physical gate length, Lg, is actually smaller than the technology node.

Year of production	2003	2005	2007	2010	2013
Technology node (nm)	90	65	45	32	22
Lg (nm) (HP/LSTP)	37/65	26/45	22/37	16/25	13/20
V <sub>DD</sub> (V) (HP/LSTP)	1.2/1.2	1.1/1.1	1.0/1.1	1.0/1.0	0.9/0.9
EOT(nm) (HP/LSTP)	1.9/2.8	1.8/2.5	1.2/1.9	0.9/1.6	0.9/1.4
I <sub>on</sub> HP (μA/μm)	1100	1210	1500	1820	2200
I <sub>off</sub> HP (μA/μm)	0.15	0.34	0.61	0.84	0.37

Table 1	Scaling	from	90 nm	to 22	nm [1]
---------	---------	------	-------	-------	--------

<sup>\*</sup>Corresponding author: afifah@utem.edu.my

Note: Accepted manuscripts are articles that have been peer-reviewed and accepted for publication by the Editorial Board. These articles have not yet been copyedited and/or formatted in the journal house style



Threshold voltage is an important characteristic that distinguishes single and multigate CMOS technology. VTH is also important in process monitoring, circuit design, and statistical analysis in general, including device to device mismatch. Whether they explicitly designate a threshold voltage or not, small MOSFET models for circuit simulation must appropriately represent the CMOS technology that they describe.

The minimal voltage necessary to turn on the transistor is defined as the threshold voltage. The transistor might be NMOS or PMOS. The threshold voltage for n-MOS is positive, while the threshold voltage for p-MOS is negative. It is the lowest gate voltage in a transistor at which current conduction begins. The threshold voltage is the level of voltage at which the transistor switches on and the drain to source  $(I_{DS})$  current begins to conduct. The voltage necessary to produce a strong inversion is known as the threshold voltage.

In this study, we construct and model a PMOS with 22nm double gate MOSFET with a high- $\kappa$  metal gate graphene structure. As a result, we present bilayer graphene for planar p-MOS as the most recent breakthrough to boost the flow of performance drivers. Graphene is an atomic layer having a very fast carrier motion (2x10<sup>5</sup> cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>), high saturation velocity, high current density, and thermal conductivity [2]. Because of its superior qualities, single layer and bilayer graphene are used as the channel. However, it was then constrained due to the defection of the energy gap. Bilayer graphene was then used, coupled with the usage of a high- $\kappa$ /metal gate as the top gate to produce the bandgap and adjust the drain current [3]. High- $\kappa$  dielectric materials have a higher dielectric constant (, kappa) than silicon dioxide. High- $\kappa$  dielectrics are utilised in semiconductor manufacturing procedures to replace a silicon dioxide gate dielectric or another device's dielectric layer. Dielectric constants ranging from 40 to 86 have been reported in studies on TiO<sub>2</sub> thin films [4]. Comparing to SiO<sub>2</sub>,  $Al_2O_3$ , HfO<sub>2</sub>, and ZrO<sub>2</sub>, the TiO<sub>2</sub> dielectric has the highest dielectric permittivity. Afifah Maheran et al. have published several papers on the effects of TiO<sub>2</sub> on a single metal-gate MOSFET's device characteristics as high-k gate layer while tungsten silicide (WSi<sub>x</sub>) as a metal-gate layer used in their work [5]. The suitability of a single WSix gate with the  $TiO_2$  dielectric has been successfully reported to achieve results in a nominal V<sub>TH</sub> value -0.206V and 100nA/um a low leakage current that satisfies the ITRS standards for a bulk single-gate device [5, 6]. WSix is utilised as a metal gate as a consequence of the metal gate work function engineering offered by Hong et al. in their patent due to its compatibility with both n-MOS and p-MOS devices [7]. Figure 1 shows the planar graphene high-k transistor under study that contains TiO2 dielectric replace the silicon dielectric layer.



Figure 1 The design of high- $\kappa$  metal gate transistor

Note: Accepted manuscripts are articles that have been peer-reviewed and accepted for publication by the Editorial Board. These articles have not yet been copyedited and/or formatted in the journal house style



#### 2. MATERIAL AND METHODS

The Silvaco ATHENA and ATLAS modules are an example of a TCAD tool that has been used to investigate the down scaling process successfully. TCAD tools for semiconductors are computer programme that enable the design, manufacturing, and simulation of semiconductor devices. These simulations allowed researchers to investigate the impact of various device settings on overall device performance [8]. Many hours of lab simulation effort are required to optimize these devices using TCAD software. Several features of each device were chosen for improvement. Dr. Genichi Taguchi invented the Taguchi approach, which has proven to be useful in a variety of technical domains [9].

The Taguchi method is based on a fundamentally different approach than traditional quality engineering approaches. The methodology focuses on incorporating quality into products and processes, as opposed to relying solely on inspection. Taguchi primarily used mathematical and statistical techniques, but he simplified the process by developing a set of standards for experiment design and analysis. The Taguchi experimental design methodology is appropriate for a wide range of applications involving a variety of variables [9]. Table 2 summarize the achieved device physical parameters. Figures 2 depict the finished layers material double gate device of the 22nm planar graphene p-MOS, respectively.

Size and doping parameters	Set value
Gate length	22nm
Channel width	8nm
Source Drain doping	7.27×10 <sup>14</sup>
Channel doping	1.13×10 <sup>11</sup>
Gate to Source/Drain gap	1nm
Voltage threshold ITRS	-0.206V
Voltage threshold optimization	-0.20744V

**Table 2** Parameter design for double PMOS

For threshold voltage adjust implantation, Phosphor dose was using in this design and source drain implant using Boron dose. Table 3 shows the coding programming for this implanted dose.

Table 3 Implantation threshold voltage and source drain

#######################################
# Threshold voltage adjust implant
moments std_tables
implant phosphor dose=2.6e12 energy=17 tilt=60 rotation=30 crystal
implant phosphor dose=2.6e12 energy=17 tilt=60 rotation=120 crystal
implant phosphor dose=2.6e12 energy=17 tilt=60 rotation=2158crystal
implant phosphor dose=2.6e12 energy=17 tilt=60 rotation=300 crystal
# Source/drain implant
implant boron dose=7.4e15 energy=39 tilt=13 rotation=60 crystal



ATHENA Data from GFET\_final.str -0.476 WSix -0.474 TiO<sub>2</sub> .0 472 **Bilayer Graphene** AL AL Silicon **Bilayer Graphene** Materi Silicor TiO<sub>2</sub> Bilayer\_graphene TiO2 VS WSix Aluminum 0.01 0.02 0.03 0.04 Micron

Figure 2. The p-MOS double gate device

In Figure 3, it clearly shows the graph drain current versus drain voltage ( $V_{ID}$ ). Finishing design the device structure, it was then used to simulate electrical characteristic performance, which was tested with the ATLAS module. After that, figure 4 shown the voltage threshold was achived the nominal target ITRS value ±12.7% of 0.206V.





Figure 4. The ID-VG graph ATLAS

#### 3. RESULTS AND DISCUSSION

Note: Accepted manuscripts are articles that have been peer-reviewed and accepted for publication by the Editorial Board. These articles have not yet been copyedited and/or formatted in the journal house style



In this analysis, there were 3 stages involved such as designing, extraction of electrical characteristics and optimization of process parameter. For the designing stage, Athena module been used while for the extraction stage, Atlas module been use to extract the electrical parameters [10]. The Taguchi's L9 orthogonal array approach was employed for optimization. Based on Table 4, there are four selected process parameters and their level. The 4 process parameters that have been selected are S/D implant energy, S/D implant tilt, voltage threshold adjust implant energy and voltage threshold implant tilt. Below that, the Table 5 shown the noise factors are S/D implant dose and voltage threshold adjust implant dose.

Symbol	Parameter Process	Unit	Level1	Level2	Level3
А	S/D Implant Energy	keV	39	40	41
В	S/D Implant tilt	degree	11	12	13
С	C VT Adjust Implant Energy		17	19	21
D	VT Adjust Implant tilt	degree	60	62	64

#### Table 4 Process parameter

#### Table 5 Noise factors

Symbol	Noise factor	Unit	Level1	Level2
Х	S/D Implant dose	atom/cm <sup>-3</sup>	7.40E+15	7.50E+15
Y	VT Adjust Implant dose	atom/cm <sup>-3</sup>	2.50E+12	2.60E+12

The total of 36 simulations of the Taguchi method's L9 Orthogonal Array were used to maximize the  $V_{TH}$  values utilizing control variables.  $V_{TH}$  is a nominal-the-best quality characteristic in this study.  $V_{TH}$ 's preliminary findings were listed in Table 6 correspondingly.

Experiment	t Threshold voltage , V					
number	er Vth1 Vth2		Vth3	Vth4		
1	-0.216001	-0.21486	-0.22015	-0.220478		
2	-0.223799	-0.223235	-0.226774	-0.226213		
3	-0.230036	-0.229556	-0.23304	-0.232562		
4	-0.199266	-0.198382	-0.20441	-0.203514		
5	-0.206826	-0.205937	-0.212171	-0.21127		
6	-0.209863	-0.208785	-0.21535	-0.214258		
7	-0.180637	-0.179843	-0.185285	-0.184479		
8	-0.183555	-0.182612	-0.188329	-0.187372		
9	-0.190693	-0.189742	-0.195661	-0.194696		

#### **Table 6** The threshold voltage experiments value

Note: Accepted manuscripts are articles that have been peer-reviewed and accepted for publication by the Editorial Board. These articles have not yet been copyedited and/or formatted in the journal house style



Table 7 shows the factor effect of the SNR and mean by ANOVA analysis. The S/D implant energy component, which scored the highest on S/N ratio with a 72 percent contribution, was chosen as the dominant component based on the results of the ANOVA for  $V_{TH}$ . According to these analyses, the major factor affecting the  $V_{TH}$  is S/D Implant Energy (Factor A) with 72% whereas the second ranking factor was VT adjusts implant tilt (Factor D) that is 11%. The percentage factor influence on SNR reveals a factor's proportionate ability to reduce variation. A minor deviation will have a large impact on performance for a factor with a high percent contribution [11]. Based on ANOVA result, it clearly can be defined that, S/D implant tilt (Factor B) as since it is an adjustment factor; the variance has a tiny 7% influence, while the mean has a huge effect 90%.

					Factor Effe	ect (%)
Control factors	DOF	Sum of Squares	Mean Square	F value	S/N ratio	Mean
А	2	37	18	36	72	8
В	2	4	2	4	7	90
С	2	5	3	5	10	1
D	2	5	2	5	11	1

Tahlo	7	Tho	factor	offort
lable	1	rne	lactor	enect

The average performance analysis revealed that the Taguchi method's optimal levels of process parameters are A2C1D1. Table 8 shows the selected best value for running final results of threshold voltage. Because Factor B was found as adjustment factor in  $V_{TH}$ , it may be set to any level. [12]. The whole optimization recommendation is A2B3C1D1.

	Tuble o The best value for proces	5 14000
Symbol	Process Factor	Value
A	S/D Implant Energy	40 keV
В	S/D Implant tilt	13 degree
С	VT Adjust Implant Energy	17 keV
D	VT Adjust Implant tilt	60 degree

#### Table 8 The best value for process factor

Table 9 shown the final confirmation result have done. The mean for  $V_{TH}$  after optimization approaches is -0.20744V. This result is still within a 12.7% range of the nominal goal value, -0.206V [13]. The number is also more in line with the ITRS. This proves that this approach can identify the best solution in finding gate length 22nm p-channel double gate device with appropriate threshold voltage value.

**Table 9** Final results of device threshold voltage.



	Threshold	voltage (V)		SNR	SNR
Vth1	Vth2	Vth3	Vth4	Mean	Nominal the best
-0.208565	-0.20744	-0.214035	-0.212894	-13.5	36.3

#### 4. CONCLUSION

Finally, the device of a 22nm p-MOS design was successfully optimized. When a greater permittivity of high-K dielectrics is used as the gate insulator, the  $I_{ON}$  value is when a greater high-K dielectric's permittivity is used, boron penetration is observed to raise leading to a decrease in depletion since there is less boron penetration. Table 10 shows the result after optimization the device. The subthreshold swing (SS) was also calculated from the subthreshold ID-VG curve using Kaharudin et al. [14]. This parameter was an important quality in MOSFET technology since it indicated a device's switching speed. At normal temperature, the theoretical limit of SS in a MOSFET is 60 mV/dec [13]. A smaller SS, on the other hand, is preferable. Figure 5 shown the derived SS value from the curves was 93mV/dec.

Electrical responses	Results from this works	ITRS 2013 Prediction
Vth (V)	-0.20744	±12.7% of -0.206V
I <sub>0N</sub> (μA/μm)	1784	≥ 1469
SS (mV/dec)	93	60
Ioff	95nA	100nA

	Table 10	The result a	after optim	nization l	best val	ue.
--	----------	--------------	-------------	------------	----------	-----





**Figure 5.** The subthreshold swing curve

The orthogonal array L9 Taguchi approach done to examine and optimize the device's  $V_{TH}$ . The threshold voltage is one of the most important parameters in influencing the performance and applicability of nano scaled devices [15]. The final process parameter combination of A2, B3, C1, D1, X1, and Y1 produced an optimum value threshold voltage of -0.20744V, which is still within the ITRS prediction of -0.206V [13].

#### ACKNOWLEDGEMENTS

The authors want to thank the Kementerian Pendidikan Malaysia and the Kementerian Pendidikan Tinggi Malaysia for the scholarships Skim Hadiah Latihan Persekutuan (SHLP) given during this study. Also thanks to Politeknik Kuching Sarawak for the supportive spirit during this study and FKEKK of UTeM. The publication of this work is under development from FRGS grant no. FRGS/1/2020/FKEKK-CETRI/F00427.

#### REFERENCES

- [1] Hu, C. "Scaling CMOS Devices Through Alternative Structures," Science in China (Series F). February 2001, 44 (1) 1–7.
- [2] S.I Amin and M. S. Alam, 2011. Virtual fabrication and analog performance of sub-40nm bulk MOSFET using TCAD Tool," Int. J. Comput. Sci. Informatics, vol. 1, no. 1, pp. 39–44.
- [3] X. Wang, "Graphene and Its Use in Flexible Electronics, 2016. PhD Dissertation, Faculty of the Graduate School of The University of Texas at Austin.



- [4] Duenasl, H. Castanl, H.Garcial, E.S. Andres, M. Toledano-Luque, I. Martil, *et al.* A comparative study of the electrical properties of TiO2 Film grown by high-pressure reactive sputtering and atomic layer deposition. Inst. Phys. Publ. Semicond. Sci. Technol. 20, (2005) pp.1044-1051.
- [5] A.H. Afifah Maheran, P.S. Menon, I. Ahmad, S. Shaari. Optimisation of Process Parameters for Lower Leakage Current in 22 nm n-type MOSFET Device using Taguchi Method. J. Teknol. 68, (2014) pp.1-5.
- [6] A.H. Afifah Maheran, I. Ahmad, S. Shaari, H.A. Elgomati. 22nm NMOS device with lowest leakage current optimized using Taguchi Method. Commun. Circuits Educ. Technol. (2014) pp.170-173.
- [7] Z. Hong, A. Bodkhe, S. Tzeng. Method for Forming A Low Resistivity Tungsten Silicide Layer for Metal Gate Stack Applications. (2014) http://www.google.com/patents/US20140363942.
- [8] F. Salehuddin, I.Ahmad, F.A.Hamid, A.Zaharim. Optimization of Process Parameters Variability in 45nm PMOS Device Using Taguchi Method. International Journal of Applied Sciences, Vol. 11, No. 7, (2011) pp.1261-1266.
- [9] Ranjit K Roy, "A Primer on the Taguchi Method", Library of Congress Catalogin in Publicating Data., (1990).
- [10] K. E. Kaharudin, Ameer F. Roslan, F. Salehuddin, Z. A. F. M. Napiah, A. S. M. Zain. Design Consideration and Impact of Gate Length Variation on Junctionless Strained Double Gate MOSFET. International Journal of Recent Technology and Engineering, Volume-8, (2019) pp.183-791.
- [11] M. N. I. A. Aziz et al. Analyze of threshold voltage in SOI PMOSFET device using Taguchi method. IEEE International Conference on Semiconductor Electronics. (2016) pp. 97-100
- [12] Ameer F. Roslan, F. Salehuddin, A. S. M. Zain, K. E. Kaharudin, I. Ahmad. Enhanced performance of 19 single gate MOSFET with high permittivity dielectric material. Indonesian Journal of Electrical Engineering and Computer Science. Vol 18, No. 2 (2020) pp. 724-730
- [13] ITRS 2013 Report, International Technology Roadmap Semiconductor, 2013. http://www.itrs.net.
- [14] Kaharudin, K.E., Salehuddin, F., Zain, A.S.M. & Aziz, M.N.I.A. Design and optimization of TiSix/HfO2 channel vertical double gate NMOS device. *IEEE Transactions on Electron Devices*. (2016) pp. 69-73.
- [15] AH, A. M., Menon, P. S., Ahmad, I., Salehuddin, F., Zain, A. M., ZA, N. F., & Elgomati, H. A. Control factors optimization on threshold voltage and leakage current in 22 nm NMOS



transistor using Taguchi method. Journal of Telecommunication, Electronic and Computer Engineering, **9**(2-7), (2017) pp.137-141.