

Impact of Dielectric Engineering on Analog/RF and Linearity Performance of Double Gate Tunnel FET

Guenifi Naima^{1*}, Shiromani Balmukund Rahi², G. Boussahla¹

¹LEA Electronics Department, University Mostefa Benboulaïd of Batna 2, Batna - 05000, Algeria.

²Mahamaya College of Agriculture Engineering and Technology Akabarpur Ambedkar Nagar, Uttar Pradesh 224122, affiliated to Narendra Dev University of Agriculture and Technology, Kumargang Faizabad Uttar Pradesh, India 224229.

Received 1 March 2021, Revised 18 May 2021, Accepted 2 June 2021

ABSTRACT

Tunnel FET is one of the alternative devices for low power electronics having steep subthreshold swing and lower leakage current than conventional MOSFET. In this research work, we have implemented the idea of high -k gate dielectric on double gate Tunnel FET, DG-TFET for improvement of device features. An extensive investigation for the analog/RF and linearity feature of DG-TFET has been done here for low power circuit and system development. Several essential analog/RF and linearity parameters like transconductance (g_m), transconductance generation factor (g_m/I_{DS}) its high-order derivatives (g_{m2} , g_{m3}), cut-off frequency (f_T), gain band width product (GBW), transconductance generation factor (g_m/I_{DS}) has been investigated for low power RF applications. The VIP_2 , VIP_3 , IMD_3 , IIP_3 , distortion characteristics (HD_2 , HD_3), 1- dB the compression point, delay and power delay product performance have also been thoroughly studied. It has been observed that the device features discussed for circuitry applications are found to be sensitive to gate materials, design configuration and input signals.

Keywords: Sub threshold swing, Tunnel FET, analog, linearity, transconductance, ultra-low power.

1. INTRODUCTION

Nowadays low power ICs are becoming important for IoTs (internet-of-things) and portable electronics applications. The FET devices with higher I_{ON}/I_{OFF} ratio and steep slope (SS) switching are essential for achieving such modern requirements. The state-of-art of Tunnel FET shows that, this device is advocated as complements of conventional MOSFETs, targeting the scaled supply voltage ($V_{DD} < 0.5V$) [1-4]. Tunnel FET is a FET device uses band-to-band tunnelling (BTBT) transport operation [5-12]. The main limitation of Tunnel FET is lower on-state current (I_{ON}) than conventional MOSFETs [13-18]. The considerable research is to be continued worldwide to overcome, the limits of on-state current, due to quantum transport mechanism.

* Corresponding author: guenifi_2000@yahoo.fr

The issue of low I_{ON} can be overcome by the application of low bandgap materials such as $Si_{1-x}Ge_x$ or Ge [12-15], various double gate (DG) configurations [16-21], the high-k gate dielectric, low-k spacer; III-V based hetero structure, and innovative novel architectures [7-20].

In the context of application purpose in the advancement of communication system and the high frequency devices (RF) require minimum signal distortion in the operating region. The low power supply (V_{DD}), high on-current (I_{ON}) and subthreshold swing (SS) parameters (i.e., < 60 mV/decade at 300 K) are not sufficient investigation for the advanced circuit and system development. The harmonic distortion (HD) arising nonlinear characteristic of the device components is an important issue for analog/RF based circuits and system design [21-24]. It is expected that, the used device components in analog/RF application should be linear. To achieve, the high linearity, transconductance (g_m) should be linear over desired input voltage. But the g_m of MOSFET and Tunnel FET is variable with input voltage (V_{GS}) denotes the nonlinear behaviour [8-22].

The linearity test of used device components can be analysed by using higher-order derivatives of g_m (i.e. g_{m2} , g_{m3}), second order voltage intercept (VIP2), third order voltage intercept (VIP3) and third order intercept points (IIP3), IMD3, higher-order harmonic distortion (HD2 and HD3) and 1- dB compression point [22-32]. The above discussed requirements and challenges encourage to do a comprehensive investigation of linearity performance and distortion characteristics due to nonlinear dependency of Tunnel FET with applied input voltage. The present report is briefly classified following sections.

2. DEVICE TECHNOLOGY AND ANALYSIS ENVIRONMENT

In this section a brief introduction of device and its transfer characteristics have been investigated. The designed DG - Tunnel FET is shown in Fig.1. The present work is based on n-type configuration. Fig.1 (a) shows, the 2-D cross-sectional view of designed device structures. The designed DG - Tunnel FET structure consists of source, channel configuration containing $Si_{1-x}Ge_x$ ($E_{g-SiGe} \approx 1.17 - 0.94x + 0.34x^2$) and Si ($E_{g-Si} \approx 1.12$ eV) semiconductors. In the device low bandgap materials (i.e., $Si_{1-x}Ge_x$) have kept toward source and Si toward channel region for boosting tunnelling current. The misalignment of $Si_{1-x}Ge_x$ and Si in device boosting the tunneling current due to relatively lower tunneling region than home channel device. For improvement of electric field inside the device used high-k gate dielectric instead of SiO_2 . The designed device architectures are grouped into three possible configurations named S1, S2 and S3. In structure S1, both top and bottom gate having HfO_2 ($k=25$). In structure S2, top gate of device contains HfO_2 ($k=25$) and bottom gate contains SiO_2 ($k=3.9$). The physical dimension of t_{ox} is kept 2.0 nm. In structure S3, contains HfO_2 ($k=25$) and SiO_2 ($k=3.9$) both, shown in Fig.1(a). In structure S3, SiO_2 is staged on HfO_2 . The physical dimensions of HfO_2 ($t_{ox1}=1.0$ nm) and SiO_2 ($t_{ox2}=1.0$ nm) has been kept. The remaining physical device dimensions and device design parameters used during investigation are collected in Table.1. The thickness of silicon source channel has been taken as 10.0 nm, while whole channel length i.e., from source to drain region, has been taken as 50.0 nm. A uniform doping of $1.1 \times 10^{20} \text{ cm}^{-3}$, $5.1 \times 10^{18} \text{ cm}^{-3}$ and $1.1 \times 10^{15} \text{ cm}^{-3}$ have been used for Source (N_s), drain (N_D) and channel (N_C) regions, respectively. The work function for gate material corresponding to this region has chosen 4.6 eV.




Figure 1. (Colour online) proposed device structure S1, S2 and S3 Tunnel FET which includes $Si_{1-x}Ge_x$ (yellow colour) in source, Si (pink colour) in channel and drain.

Table. 1: Device design parameters for double gate Tunnel FET

S.N	Symbol	Physical Parameters	Numericable value
1	φ_M	Work function	4.6 (eV)
2	N_S	Doping levels for source	1.1×10^{20} (cm ⁻³)
3	N_D	Doping level for Drain	1.0×10^{18} (cm ⁻³)
4	N_C	Doping level for channel	1.1×10^{15} (cm ⁻³)
5	t_{ox}	Gate oxide material thickness	2.0 (nm)
6	L_t	Total length of the device	250.0 (nm)
7	L_{ch}	Channel length	50.0 (nm)
8	t_{Si}	Silicon film thickness	10.0 (nm)
9	L_S/L_D	Source and drain lengths	100.0 (nm)

All reported results in this research work have been carried out using Silvaco/ATLAS device simulator version 3.1.20.1.R. The mesh size = 5×10^{-4} μm at interface source/channel and mesh size = 10^{-3} μm . To obtain the best convergence and a low computation time, the Newton's numerical method based on iteration has been chosen. All investigation is based on 40.0% Ge content in $\text{Si}_{1-x}\text{Ge}_x$. The nonlocal BTBT model has to be accompanied by a fine quantum meshing around the expected tunnelling area. To calibrate the OFF current the SRH (Shockley Read Hall) recombination models has been be incorporated as the BTBT model. To specifies that the standard concentration dependent mobility, parallel field mobility, Shockley-Read-Hall recombination with fixed carrier lifetimes, Fermi Dirac statistics and Silberberimpact ionization models have been used.

3. RESULTS AND DISCUSSION

3.1 DC Characteristics

The DC characteristic of device architectures, S1, S2 and S3, shown in Fig.1 is presented in this section. Fig.2 and Fig.3 show the typical transfer ($I_{DS} - V_{GS}$) and $g_m - V_{GS}$ characteristics for device architectures S1, S2 and S3 shown in Fig.1. It has been observed that the structure S1 shows (i.e. Fig.1 (S1)), the best device design matrix elements in term of V_{th} ($\approx 0.38\text{V}$), Average-SS (≈ 28.19 mV/decade) calculated by Equation 1 [1] has been obtained. The on-state current ($I_{DS} \approx 10^{-3} \text{A}/\mu\text{m}$) and off-state current ($I_{OFF} \approx 10^{-17} \text{A}/\mu\text{m}$) are measured during simulation. It has been noticed that, the use of symmetric gate dielectric (shown in Fig.1 (S1)) creates optimum performance. Other two configurations containing composite dielectric gate materials do not causes significant improvement in electrostatic performance. The dependency of transconductance (g_m) over applied V_{GS} shows the nonlinear behaviour like conventional MOSFETs [22-30]. The extracted

electrical parameters of devices are shown in Table. 2. During investigation, it has been observed that there is a shift of the maximum I_{ON} of one decade and shift of threshold voltage is ~ 0.22 V between designed structure S1, S2 and S3. As shown in Fig.2, point subthreshold of structure S1 is smaller than other structure S2 and S3, pointed as $SS_{Point-1}$ and $SS_{Point-2}$ and $SS_{Point-3}$. The I_{ON}/I_{OFF} ratio of structure 1 is larger than other configurations.

As shown in Fig.2, for supply voltage, $V_{DS} = 0.5$ V, the steep subthreshold characteristics (SSpoint) is improving in case of structures S1 containing high-k, HfO_2 in front and back gate. The off state switching current is almost same, order of $\sim 10^{-17}$ A/ μ m. In structure S1, $I_{ON} \sim 10^{-3}$ A/ μ m. The g_m changes with the change in I_{DS} with respect to V_{GS} for fixed voltage at the drain voltage $V_{DS} = 0.5$ V is shown in Fig. 3. It has been noticed that the g_m increases with increased value of V_{GS} and for higher V_{GS} and the g_m reaches its peak and begins to falling. The fall of peak in g_m at particular input voltage shown no linearity and limits of high frequency applications. The average subthreshold slope of designed structures, shown in Table 2, is calculated by formula 1 [1, 29] respectively.

$$SS_{Average} = V_{DD} / \log_{10} (I_{ON} / I_{OFF}) \quad (1)$$




Figure 2. (Colour online), typical I_{DS} versus V_{GS} characteristics of designed DG - Tunnel FET structures.

The transconductance g_m of Tunnel FET depends on the nature of I_{DS} - V_{GS} and followed by Equation 2 [25-28]. It has been observed that, there is an improvement in g_m with homo dielectric gate material (i.e. S1) with V_{GS} , which is due to the improvement electrostatic due to high-k, HfO_2 ($k \approx 25$). A clear peak of g_m versus V_{GS}

is noticed in Fig.2. For symmetric high-k, staggered DG -TFET (i.e.S1), there is a clear difference in the magnitude of $g_{m,max}$ (i.e., clear separation of $g_{m,max}$). Fig. 3 shows the optimum $g_{m,max}$ ($\approx 3.31 \times 10^{-3} \text{ S}/\mu\text{m}$).

Table. 2: Summary of collected device design parameters of Tunnel FET Device

S.N.	Structures	I_{ON} (A/ μm)	I_{OFF} (A/ μm)	I_{ON}/I_{OFF} ratio	V_{th} (V)	$SS_{Average}$ (mV/dec)
S1	FG: HfO ₂ BG: HfO ₂	1.03×10^{-3}	1.31×10^{-17}	0.79×10^{14}	0.38	28.19
S2	FG: HfO ₂ BG: SiO ₂	9.88×10^{-5}	1.31×10^{-17}	7.54×10^{12}	0.56	30.17
S3	FG: HfO ₂ / SiO ₂ BG: HfO ₂ / SiO ₂	1.80×10^{-5}	1.31×10^{-17}	1.37×10^{12}	0.82	47.82




Figure 3. (Colour online) g_m versus V_{GS} characteristics of designed DG - Tunnel FET structures.

$$g_m = \frac{\partial I_{DS}}{\partial V_{GS}} \quad (2)$$

Fig. 4 shows the qualitative analysis of design Tunnel FET structures in term of V_{th} and I_{on} . Fig.4 strongly recommends that structures S1 have superior characters in term of I_{on} and V_{th} . The structure S1 having smallest value of V_{th} and a larger I_{on} current.

3.2 Analog/RF Figure of Merits

The transconductance, g_m is not only an essential circuit design element for analog/RF applications based circuit and system but also important to choose an optimum bias point [22-30]. The analog/RF, figure of merits (FoMs) has been observed in terms of g_m , cutoff frequency (f_T) and gain band width product (GBW). As per analog/RF application, ideally it is expected that g_m should be linear for applied voltage range. Practically, both FET devices, MOSFETs and Tunnel FETs show nonlinearity. The linearity test of design TFET structure ensures the variation of device characteristics for applied input voltage, V_{GS} range in high frequency applications. The optimized linearity of circuit design for analog/RF application is basic requirements for analog/RF design. The following section has dedicated to C-V analysis of structure S1, S2 and S3. For C-V analysis, AC simulation is performed by coupling an input small signal with DC bias at the gate terminal. The C -V characteristic of n-channel DG -Tunnel FET is shown in Fig. 5. Fig.5 shows, the capacitance(C) variation versus applied (V_{GS}) and quantities comparison of designed structure (S1, S2 and S3). Fig.5 shows the variation of gate capacitance versus applied input gate voltage. Fig. 5 indicates an increase in the capacitance(C) from bottom to top at the threshold voltage. The Gate-Gate capacitance (C_{gg}) is mainly composed of two capacitances, Gate-Drain (C_{gd}) and Gate-Source (C_{gs}). It is known that, Gate-Source capacitance (C_{gs}) is lower because of the presence of the tunnel effect, the Gate-Drain capacitance (C_{gd}) is a dominant capacitance due to the accumulation of the electrons of the Channel-Source and collected by the drain region.




Figure 4. (Colour online) typical V_{th} and I_{on} characteristics of designed DG - Tunnel FET structures, S1, S2 and S3.

Fig.5 advocates, the importance of high - k materials and replacement of the SiO_2 ($k = 3.9$). As shown in Fig. 5, gate capacitance is sensitive with applied input voltage, V_{GS} . The C_{gg} is varying in V_{GS} . The gate with high - k material, allowing the capacitance of the gate to be increased without the leakage effects. The cut-off frequency (f_T) is used to evaluate, the frequency characteristics of electronic devices, can be obtained by the ratio of g_m over C_{gg} , following, Equation.3. Fig 6 plots comparison of f_T with V_{GS} for different devices structure S1, S2 and S3. It is clear from Fig 6 that S1 has optimum f_T , however variation with V_{GS} is similar in all three structure S1, S2 and S3.

$$f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})} = \frac{g_m}{2\pi C_{gg}} \quad (3)$$

In Fig. 6, as the gate voltage (V_{GS}) increases, the cut-off frequency (f_T) increases followed by Equation 3 to reach its maximum (f_{T-max}), then increasing C_{gg} , start goes down, as soon as the gate voltage exceeds the threshold voltage. The f_T varies slightly larger in S1 with $V_{DS} = 0.5$ V. This is due to, the on-state current (I_{DS}) and its g_m value. These designed parameters are strongly depending on band-to-band tunneling of charge carriers controlled by applied electric field.




Figure 5:(Colour online) C-V characteristics of designed DG- Tunnel FET structures. The arrow indicates the Cgg is increasing with V_{GS} and S1 has larger Cgg than S2 and S3.

$$GBW = \frac{g_m}{2\pi 10 C_{gd}} \quad (4)$$

It has been noticed that, the gain bandwidth (GBW) product, an important design parameter, analysis of frequency response, calculated by the Equation.4 is investigated in Fig.7. Fig.7 shows, the impact of applied V_{GS} on GBW product. Fig. 7 indicates that, GBW increases with the increased V_{GS} until; it reaches a maximum and then decreases as soon as V_{GS} is close to the low voltage of the Tunnel FET device. The similar variation for the cut-off frequency (f_T) versus V_{GS} has been obtained. In case of low-k/high-k mixed configuration, difference between two g_m peaks reduced, resulting lower f_T and GBW.




Figure 6. (Colour online) Cut-off frequency variation with respect to V_{GS} .




Figure 7. (Colour online) gain bandwidth (GBW) product variation with respect to V_{GS} .

Structure S1 shows, the optimum g_m than other structure S2 and S3, shown in Fig.2, while C_{gg} is also optimum at same device design parameters and operating condition, shown in Fig.5. This cause intermediate value of f_T -max (≈ 206.70 GHz) and GBW_{max} (≈ 21.22 GHz), resumed in Table.2. The obtained

g_m -max, f_T -max and GBW_{max} of designed TFET structure is summarised in Table.2. This can be understood by investigation of Equation. (3&4). As, we have generalized, the Equation. (3&4). While in case of S1, $|C_{gg}|$ is larger than other structure S2 and S3, simply followed by $C = \epsilon_r \left(\frac{A}{d} \right)$, this causes intermediate value of f_T -max and GBW_{max} , shown in Table.2. While $|C_{gg}| > |C_{gd}|$, cause lower value of GBW_{max} than f_T -max, as shown in Fig. 7 and Table .3. This is formulated with the help of Equations (5, 6 and 7).

The histograms in Fig 8 shows clearly a peak of structure homo high- k that f_T achieve 200 GHz and average-SS is very low that confirm least energy consumption and the bandwidth of transistor is greater than to the other two structures.




Figure 8. (Colour online) Histogram for SS, f_t and GBW designed DG - Tunnel FET structures.

The key parameters of amplification are transconductance generation factor, TGF (g_m/I_{DS}) followed by Equation 8 is shown in Fig.9. The plot of TGF (i.e. g_m/I_{DS}) versus input voltage V_{GS} is shown in Fig.9. The g_m/I_{DS} factor is weaker dependency with applied voltage. The peak g_m/I_{DS} has obtained around 0.4 V of maximum value $600 V^{-1}$, followed by Equation 8. The clear peak of TGF for S1 shows, the optimum value. Its maximum value (g_m/I_{DS})_{MAX}. Its maximum value is obtained, when the V_{GS} is close to V_{th} the captured (g_m/I_{DS})_{MAX} values for device structure S1, S2 and S3 have gathered in Table.4 The higher value of TGF indicates smooth operation of the analog circuit even for low power supply, indicate designed device structure S1 ($\approx 600V^{-1}$) is better choice for low power circuit and system.

$$y_{fT} = f(g_m, C_{gg}) \quad (5)$$

$$y_{GBW} = f(g_m, C_{gd}) \quad (6)$$

If $|C_{gg}| = |C_{gd}|$, then

$$|y_{fT}| = |y_{GBW}| = f(g_m, C_{gg}) \quad (7)$$

Table.3. Extracted device parameters for analog/RF applications

S.N.	Structures	$(g_m)_{\text{Max}}$ (S/ μm)	f_{max} (GHz)	GBW_{Max} (GHz)
S1	FG: HfO ₂ BG: HfO ₂	3.32×10^{-3}	206.70	21.22
S2	FG: HfO ₂ BG: SiO ₂	1.90×10^{-3}	160.80	16.73
S3	FG: HfO ₂ / SiO ₂ BG: HfO ₂ / SiO ₂	2.50×10^{-4}	116.80	11.83
Note: FG, BG stands for front and back gate.				




Figure 9. (Colour online) Variation of g_m/I_{DS} ratio with V_{GS} .

$$\left. \frac{g_m}{I_{\text{DS}}} \right|_{\text{Max}} = \lim_{V_{\text{GS}} \rightarrow V_{\text{OFF}}} \left(\frac{g_m}{I_{\text{DS}}} \right) \quad (8)$$

Table 4: Extracted device parameters maximum of g_m/I_{DS}

S.N.	Structures	$(g_m/I_{\text{DS}})_{\text{Max}} (\text{V}^{-1})$
S1	FG: HfO_2 BG: HfO_2	600
S2	FG: HfO_2 BG: SiO_2	450

S3	FG: HfO ₂ / SiO ₂	100
	BG: HfO ₂ / SiO ₂	

3.3 Investigation of Linearity Performance

In modern low power electronic system design requirements, high I_{ON} , low SS and low off- current (I_{OFF}) are not the sufficient required FoMs by which to analyse device performance. Linearity is an additional important parameter for device qualification, which is known for its use in analog circuits. In linearity output is related to input. In this section, the linearity performance investigation of designed device architectures, S1, S2 and S3, shown in Fig.1 is presented. Due to various gate dielectric topologies, these devices show dissimilar electric field inside tunneling junction. The designed device structures have been simulated to carry out the linearity performance.

The nonlinear behaviour of Tunnel FET with V_{GS} is cause of harmonics in the device. Though there is infinite number of harmonics, only first three harmonics i.e., g_{m1} , g_{m2} and g_{m3} concise the effect. For the use of RF applications, the device should be fewer harmonic distortions and more linear with applied voltage range. The linearity behaviour of designed device structure, shown in Fig.1 (S1, S2 and S3) is verified by analysing certain parameters such as C-V characteristics, higher order derivatives of g_m (i.e. g_{m2} and g_{m3}), high order harmonic distortions (HD2, HD3), IIP3, IMD3, second order voltage intercept (VIP2) and third-order voltage interceptpoint (VIP3)[22-30].

In the following analysis of linearity for devices, g_{m1} , g_{m2} and g_{m3} are expressed by Equation (9 and 10). The g_m and its higher order derivative characteristics cause harmonic distortion in FET devices. The g_{m3} determines the lower limits on the distortion, and hence, the amplitude of g_{m3} should be low. The coefficients of g_m are evaluated by Equation (9 and 10). Fig.10 shows, the variation of g_{m2} and g_{m3} with V_{GS} at supply voltage, $V_{DS} = 0.5$ V. From Fig.10, we concluded that, the higher order derivative of g_m for the device structure S1 is optimized than any other Tunnel FET configuration S2 and S3. The peak of g_{m3} indicates lower limit of nonlinearity.

The second order voltage intercept (VIP₂) is a FoMs which determines the distortion characteristics for different dc parameters. For high linearity performance and low distortion operation a high value of VIP₂ is required [23-30]. The VIP₂ and third order voltage intercept (VIP₃) represent the extrapolated gate-voltage amplitudes at which the second- and third-order harmonics, respectively, become equal to the fundamental tone in the device drain current (I_{DS}). These are the suitable FoMs, which can properly determine, the distortion characteristics from DC parameters to achieve high linearity and low distortion operations. These linear test design matrix elements should be as high as possible as. The VIP₂ and VIP₃ follow the following Equation 11 and 12[25-26]. The VIP₃ peak, shown in Fig.11 for design device S1 reflects the cancelation of the third order non-linearity coefficient by the device and the internal feedback around the second-order non-linearity.

$$g_{mn} = \frac{1}{n!} \left(\frac{\partial^n I_{DS}}{\partial V_{GS}^n} \right), \text{ where } n = 1, 2, 3 \quad (9)$$

$$\begin{cases} g_{m1} = \left[\frac{\partial I_{DS}}{\partial V_{GS}} \right]_{V_{DS}=\text{Constant}} \\ g_{m2} = \left[\frac{\partial^2 I_{DS}}{\partial V_{GS}^2} \right]_{V_{DS}=\text{Constant}} \\ g_{m3} = \left[\frac{\partial^3 I_{DS}}{\partial V_{GS}^3} \right]_{V_{DS}=\text{Constant}} \end{cases} \quad (10)$$

The third third-order intermodulation distortion (IMD_3) determines the distortion performance of a device, which should be low for minimization of distortion and is given by, Equation 13[25-26]. The IMD_3 , FoMs representing the extrapolated intermodulation power at which the first-and third-order intermodulation powers are equal. Fig. 12 shows, the IMD_3 as a function of V_{GS} in the logarithmic scale (unit: decibels) for device structure S1, S2 and S3 for $V_{DS} = 0.5$ V. From Fig.12, we observe that, the amplitude of the IMD_3 signal of S1 is weak. This means that the power distortion is as low as possible, this confirms better device linearity. The third-order intercept point (IIP3) is another FoMs which evaluates the linearity performance and is given by Equation 14[25-26]. The IIP3 is the power to which the power of 1st and 3rd harmonics is equal. It should be as high as possible to maintain linearity. From the simulation results presented in Fig. 13 shows that, the structure S1 presents a peak of IIP3 the highest. The $R_S = 50\Omega$ [23] is taken for IIP3 estimation of device.

$$VIP_2 = \left[\sqrt{4 \left(\frac{g_{m1}}{g_{m2}} \right)} \right]_{V_{DS}=\text{Constant}} \quad (11)$$

$$VIP_3 = \left[\sqrt{24 \left(\frac{g_{m1}}{g_{m3}} \right)} \right]_{V_{DS}=\text{Constant}} \quad (12)$$

$$IMD_3 = R_S [4.5 \cdot (VIP_3)^3 \cdot g_{m3}]^2 \quad (13)$$







Figure 10. (Colour online) Variation of g_{m2} and g_{m3} with applied V_{GS} .

Figure 11. (Colour online) Variation of VIP2 and VIP3 with applied V_{GS} .

The 1- dB compression point is considered as a reliable measure of linearity evaluation at the onset of distortion and is given by Equation 15[25-27]. The 1- dB compression point indicates the power level that causes the gain to drop by 1- dB from its small signal value. Fig. 14 shows the compression point of 1- dB of all the structures studied in this work. It is clear that the proposed S1 structure has a higher value of the compression point of 1- dB.




Figure 12. (Colour online) IMD3 variation with respect to V_{GS} .




Figure 13. (Colour online) IIP3 variation with respect to V_{GS}.

$$IIP_3 = \frac{2}{3} \cdot \frac{g_{m1}}{g_{m3} \times R_S} \quad (14)$$

$$1\text{-dB compression point} = 0.22 \sqrt{\left(\frac{g_{m1}}{g_{m3}}\right)} \quad (15)$$




Figure 14. (Colour online) Variation of 1-dB compression point with respecto applied gate voltage.

In order to understand, the harmonic distortion (HD) characteristics of devices, the second - order HD (i.e., HD2) and third - order HD (i.e., HD3) are measured from the approximate analytical expression given Equation 16[29-30]. In the present study, the amplitude of input sinusoidal (V_a) is considered to be very small and HD2 and HD3 is determined by g_m and its first and second-order derivative [30] respectively. Fig. 15 shows, the variation in HD2, HD3, with V_{GS} and constant temperature, $T=300K$ respectively. From Fig.15, it is analyses that, the structure S1 has slightly larger HD. From Fig.15, it has been observed that the topologies, geometry and the choice of the position of the oxides influence the tunnel phenomenon, the results of the distortion parameters HD2 and HD3 which are linked to the amplification factor g_m and the inflection points of the curves g_{m2} and g_{m3} . The S1 structure confirms the best linearity of the system for $V_{DS} = 0.5 V$ for device doping levels for source ($N_S = 1.1 \times 10^{20} / \text{cm}^3$), drain ($N_D = 5.1 \times 10^{18} / \text{cm}^3$) and channel ($N_C = 1.1 \times 10^{15} / \text{cm}^3$) respectively. Also, the total harmonic distortion (HD) is given by Equation 17[30]. The difference in shift of HD3 between structure S1 and S2 is ~ 50 and structure S2 and S3 is $\sim 6 \times 10^{-3} \text{dB}$. The shift of HD2 between structure S1, S2 and S2, S3 is $\sim 10 \text{dB}$.

$$\begin{cases} HD2 = \frac{1}{2} V_a \frac{\frac{dg_m}{dV_{GS}}}{2g_m} \\ HD3 = \frac{1}{4} V_a^2 \frac{\frac{d^2g_m}{dV_{GS}^2}}{6g_m} \end{cases} \quad (16)$$

$$HD_{Total} = \sqrt{HD_2^2 + HD_3^2 + \dots} \quad (17)$$





Figure 15. (Colour online) Variation of e second - order HD (i.e. HD2) and third - order HD (i.e. HD3 distortion (HD) characteristics of deviceswith respectto applied gate voltage (V_{GS}).




Figure 16. (Colour online) Propagation delay variation with applied gate voltage, V_{GS} .

Fig 16 shows, the delay time (t_D) versus gate applied voltage, followed by Equation 18. From Fig. 16, it could be observed that, the delay time is bias weak dependent. That is to say, the decrement rate of the gate voltage V_{GS} with hetero gate double DG-Tunnel FET with smaller delay time than homo structure DG-TFET. As shown in Fig.16, the response time of structure S3 is larger than S1 and S2.

$$\tau_D = \frac{1}{2\pi f_T} \quad (18)$$

Fig. 17 predicts increased power delay product (PDP) with V_{GS} analysis of designed Tunnel FET structures. It is should be noted that, the power delay product is bias-dependent. It strongly depends on input voltage V_{GS} .The analysis results revel that structure S1 having larger values of PDP, while is more sensitive with applied input signal.

Fig. 18 shows deviation of design matrix elements. In structure S1, it has been noticed an improvement performance in term of V_{th} ($\approx 0.3\%$), I_{ON} ($\approx 1.03 \times 10^{-3} \text{A}/\mu\text{m}$), I_{ON}/I_{OFF} ratio ($\approx 10^{13}$), f_T ($\approx 60.92\%$) GBW ($\approx 6.92\%$). This is due to better electrostatic performance that other designed structures. The difference a

shift of HD3 between S1/S2 is about 50dB suddenly & S2/S3 is about $\Delta\text{HD3} = 6 \times 10^{-3}$ dB and a shift of HD2 between S1/S2 & S2/S3 is about S1= S2 & S2/S3 is about $\Delta\text{IMD3} = 100\text{V}$. In summary, the analog/RF circuit and system design metrics elements such as VIP2, VIP3, IMD3 and IIP3 are better for device S1, shown in Fig.1 as compared to S2 and S3. The 1- dB compression point is higher than other S2 and S3. When TFET device S1 is used in circuit level on weak signal, therefore less intermodulation distortion (IMDs) that lead to unwanted distorted signal in the output as compared to the input signals [26], IMD should be minimum. It is shown that symmetric high- k, staggered DG - Tunnel FET is more linear than asymmetric configuration counterpart and linearity can improved by careful optimization of device configuration. For deviation of design matrix elements for designed structures, we have been done by data analysis with the help or Origin software, results are shown in Fig.18




Figure 17. (Colour online) Power delay product variation with applied gate voltage, V_{GS} .




Figure 18. (Colour online) Deviation (i.e.% change) in design circuit parameter in proposed device structure.

4. CONCLUSION

In summary, a comprehensive investigation of the proposed Tunnel FET structures for the low power analog /RF circuit design applications have been presented in this article. The reported investigation reveals that, although g_m of Tunnel FET is slightly smaller than conventional MOSFET, due to band-to-band tunneling. The designed Tunnel FET structure (S1), containing hetero source/channel ($Si_{1-x}Ge_x/Si$) with homo gate dielectric HfO_2 only ($k \approx 25$) shows the optimum design matrix elements in term of $I_{ON} (\approx 1.03 \times 10^{-3} A/\mu m)$, $I_{OFF} (\approx 1.31 \times 10^{-17} A/\mu m)$, $I_{ON}/I_{OFF} (\approx 10^{13})$ and transconductance (g_m). The cutoff frequency (f_T) of Tunnel FET is commonly lesser than conventional MOSFET due to lower I_{ON} and its derivative g_m . The smaller f_T values limit its use at very high frequency (RF) applications. The worldwide effort for improvement of I_{DS} is continue that will help to improve its dependent design elements such as g_m , f_T and gain band width (GBW). Due to, incorporation of gate dielectric engineering and staggered source, channel configuration provides significant improvement in I_{ON} current. The analysis results show, structure S1 shows superior performance in terms of design matrix elements such as TGF, VIP2, VIP3, IMD3, IIP3, 1- dB compression point and optimum harmonic distortions (HD2 and HD3). The delay and power delay product (PDP) performance analysis of designed Tunnel FET structures reveals that the gate dielectric engineering technique plays a crucial role for boosting the device performance in terms of modern ultra-low power applications such as Internet of things (IoT) and wearable electronics. Our investigation approves that Tunnel FET is a strong candidate for replacement of conventional MOSFET in terms of analog/RF applications with moderate frequencies for super low power applications.

REFERENCES

- [1] A. M. Ionescu, H. Riel. "Tunnel field-effect transistors as energy-efficient electronic switches." *Nature*, vol. 479, no. 7373, pp.329-337, 2011.

- [2] U. E. Avci, D. H. Morris and I. A. Young, "Tunnel Field-Effect Transistors: Prospects and Challenges," in *IEEE Journal of the Electron Devices Society*, vol. 3, no. 3, pp. 88-95, May 2015, doi: 10.1109/JEDS.2015.2390591.
- [3] B. Sedighi, X. S. Hu, H. Liu, J. J. Nahas and M. Niemier, "Analog Circuit Design Using Tunnel-FETs," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 62, no. 1, pp. 39-48, Jan. 2015, doi: 10.1109/TCSI.2014.2342371.
- [4] H. Lu and A. Seabaugh, "Tunnel Field-Effect Transistors: State-of-the-Art," *IEEE Journal of the Electron Devices Society*, vol. 2, no. 4, pp. 44-49, July 2014, doi: 10.1109/JEDS.2014.2326622.
- [5] T. K. Agarwal et al., "Bilayer Graphene Tunneling FET for Sub-0.2 V Digital CMOS Logic Applications," *IEEE Electron Device Letters*, vol. 35, no. 12, pp. 1308-1310, Dec. 2014, doi: 10.1109/LED.2014.2364260.
- [6] W. Cao, C. J. Yao, G. F. Jiao, D. Huang, H. Y. Yu and M. Li, "Improvement in Reliability of Tunneling Field-Effect Transistor With p-n-i-n Structure," *IEEE Transactions on Electron Devices*, vol. 58, no. 7, pp. 2122-2126, July 2011, doi: 10.1109/TED.2011.2144987.
- [7] J. Núñez and M. J. Avedillo, "Comparison of TFETs and CMOS Using Optimal Design Points for Power-Speed Tradeoffs," *IEEE Transactions on Nanotechnology*, vol. 16, no. 1, pp. 83-89, Jan. 2017, doi: 10.1109/TNANO.2016.2629264.
- [8] P. Guo et al., "Tunneling Field-Effect Transistor: Effect of Strain and Temperature on Tunneling Current," *IEEE Electron Device Letters*, vol. 30, no. 9, pp. 981-983, Sept. 2009, doi: 10.1109/LED.2009.2026296.
- [9] J. W. Lee and W. Y. Choi, "Design Guidelines for Gate-Normal Hetero-Gate-Dielectric (GHG) Tunnel Field-Effect Transistors (TFETs)," *IEEE Access*, vol. 8, pp. 67617-67624, 2020, doi: 10.1109/ACCESS.2020.2985125.
- [10] W. Li and J. C. S. Woo, "Vertical P-TFET with a P-Type SiGe Pocket," *IEEE Transactions on Electron Devices*, vol. 67, no. 4, pp. 1480-1484, April 2020, doi: 10.1109/TED.2020.2971475.
- [11] S.Z. Ahmed, D. S. Truesdell, Y. Tan, B. H. Calhoun, and A.W. Ghosh, "A comprehensive analysis of Auger generation impacted planar Tunnel FETs", *Solid-State Electronics*, p.107782, 2020.
- [12] S.B. Rahi, B. Ghosh, "High-k Double Gate Junctionless Tunnel FET with Tunable Bandgap", *RSC Advances*, vol. 5, issue 67, pp-54544-54550, 2015.
- [13] M. Schmidt et al., "Line and Point Tunneling in Scaled Si/SiGe Heterostructure TFETs," *IEEE Electron Device Letters*, vol. 35, no. 7, pp. 699-701, July 2014, doi: 10.1109/LED.2014.2320273.
- [14]. S. Blaeser et al., "Line Tunneling Dominating Charge Transport in SiGe/Si Heterostructure TFETs," *IEEE Transactions on Electron Devices*, vol. 63, no. 11, pp. 4173-4178, Nov. 2016, doi: 10.1109/TED.2016.2608383.
- [15] S. Wirths *et al.*, "Band engineering and growth of tensile strained Ge/(Si)GeSn heterostructures for tunnel field effect transistors," *Appl. Phys. Lett.*, vol. 102, no. 19, pp. 192103-1-192103-4, May 2013.
- [16] K. Boucart and A. M. Ionescu, "Double-Gate Tunnel FET With High-k Gate Dielectric," *IEEE Transactions on Electron Devices*, vol. 54, no. 7, pp. 1725-1733, July 2007, doi: 10.1109/TED.2007.899389.
- [17] N. Guenifi, et al. "Rigorous Study of Double Gate Tunneling Field Effect Transistor Structure Based on Silicon" *Materials Focus*, vol. 7, pp. 1-7, 2018.
- [18] H. Ilatikhameneh, T. A. Ameen, G. Klimeck, J. Appenzeller and R. Rahman, "Dielectric Engineered Tunnel Field-Effect Transistor," *IEEE Electron Device Letters*, vol. 36, no. 10, pp. 1097-1100, Oct. 2015, doi: 10.1109/LED.2015.2474147.
- [19] S.B. Rahi, P. Asthana & S. Gupta, "Heterogate junctionless tunnel field-effect transistor: future of low-power devices", *Journal of Computational Electronics*, vol. 16, issue.1 pp: 30-38, 2017.

- [20] W. Y. Choi and W. Lee, "Hetero-Gate-Dielectric Tunneling Field-Effect Transistors," *IEEE Transactions on Electron Devices*, vol. 57, no. 9, pp. 2317-2319, Sept. 2010, doi: 10.1109/TED.2010.2052167.
- [21] N. Guenifi, S.B. Rahi and M. Larbi "Suppression of Ambipolar Current and Analysis of RF Performance in Double Gate Tunnelling Field Effect Transistors", *Int. Journal of Nanoparticles and Nanotechnology*, pp:1-12, 2020. Impact Factor: 0.33 ISSN: 2631-5084 DOI: 10.35840/2631-5084/5533.
- [22] H. Lu, *et al.*, "Tunnel FET Analog Benchmarking and Circuit Design" *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits*, vol. 4, no. 01, pp. 19-25, 2018. doi: 10.1109/JXCDC.2018.2817541
- [23] E. Datta, A. Chattopadhyay, A. Mallik and Y. Omura, "Temperature Dependence of Analog Performance, Linearity, and Harmonic Distortion for a Ge-Source Tunnel FET," *IEEE Transactions on Electron Devices*, vol. 67, no. 3, pp. 810-815, March 2020, doi: 10.1109/TED.2020.2968633.
- [24] A. Mallik and A. Chattopadhyay, "Tunnel Field-Effect Transistors for Analog/Mixed-Signal System-on-Chip Applications," *IEEE Transactions on Electron Devices*, vol. 59, no. 4, pp. 888-894, April 2012, doi: 10.1109/TED.2011.2181178.
- [25] P. Ghosh, S. Haldar, R. S. Gupta and M. Gupta, "An Investigation of Linearity Performance and Intermodulation Distortion of GME CGT MOSFET for RFIC Design," *IEEE Transactions on Electron Devices*, vol. 59, no. 12, pp. 3263-3268, Dec. 2012, doi: 10.1109/TED.2012.2219537.
- [26] A. K. Gupta, A. Raman and N. Kumar, "Design and Investigation of a Novel Charge Plasma-Based Core-Shell Ring-TFET: Analog and Linearity Analysis," *IEEE Transactions on Electron Devices*, vol. 66, no. 8, pp. 3506-3512, Aug. 2019, doi: 10.1109/TED.2019.2924809.
- [27] S. Kaya and Wei Ma, "Optimization of RF linearity in DG-MOSFETs," *IEEE Electron Device Letters*, vol. 25, no. 5, pp. 308-310, May 2004, doi: 10.1109/LED.2004.826539.
- [28] C. Yu, J. S. Yuan and Hong Yang, "MOSFET linearity performance degradation subject to drain and gate voltage stress," *IEEE Transactions on Device and Materials Reliability*, vol. 4, no. 4, pp. 681-689, Dec. 2004, doi: 10.1109/TDMR.2004.838407.
- [29] S.B. Rahi, B Ghosh and B. Bishnoi, "Temperature Effect on Hetero Structure Junctionless Tunnel FET", *Journal of Semiconductors*, vol.36, issue.3, pp: 034002_1- 034002_5, 2015
- [30] R. T. Doria, A. Cerdeira, J.-P. Raskin, D. Flandre, and M. A. Pavanello, "Harmonic distortion analysis of double gate graded-channel MOSFETs operating in saturation," *Microelectron. J.*, vol. 39, no. 12, pp. 1663-1670, Dec. 2008.
- [31] W. Sansen, "Distortion in elementary transistor circuits," *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, vol. 46, no. 3, pp. 315-325, March 1999, doi: 10.1109/82.754864.
- [32] Naima, G., Rahi, S.B. Low Power Circuit and System Design Hierarchy and Thermal Reliability of Tunnel Field Effect Transistor. *Silicon* (2021). <https://doi.org/10.1007/s12633-021-01088-2>